

M48T254V

3.3V, 16 Mbit (2Mb x 8bit) TIMEKEEPER® SRAM with Phantom Clock

NOT FOR NEW DESIGN

FEATURES SUMMARY

- 3.3V ± 10%
- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY AND CRYSTAL
- REAL TIME CLOCK KEEPS TRACK OF TENTHS/HUNDREDTHS OF SECONDS, SECONDS, MINUTES, HOURS, DAYS, DATE, MONTHS, and YEARS.
- CLOCK FUNCTION IS TRANSPARENT TO RAM OPERATION.
- PRECISION POWER MONITORING and POWER SWITCHING CIRCUITRY
- AUTOMATIC WRITE-PROTECTION WHEN V_{CC} IS OUT-OF-TOLERANCE
- POWER-FAIL DESELECT VOLTAGE:
 - V_{CC} = 3.3V ± 10%; 2.8V \leq V_{PFD} \leq 2.97V
- BATTERY LOW (BL)
- 10 YEARS of DATA RETENTION and CLOCK OPERATION IN THE ABSENCE OF POWER
- SNAPHAT HOUSING (BATTERY/CRYSTAL) IS REPLACEABLE
- 100ns ACCESS (READ = WRITE)

Figure 1. 168-ball PBGA Module




Figure 2. SNAPHAT Crystal/Battery



November 2004 1/26

TABLE OF CONTENTS

FΕ	ATURES SUMMARY	. 1
	Figure 1. 168-ball PBGA Module	. 1
	Figure 2. SNAPHAT Crystal/Battery	. 1
SU	MMARY DESCRIPTION	. 4
	Figure 3. Logic Diagram	. 4
	Table 1. Signal Names	
	Figure 4. PBGA Connections (Top View)	
	Figure 5. Hardware Hookup	
	Figure 6. M48T254V PBGA Module Solution (Side/Top)	. 7
∩ □	PERATION MODES	Q
0.		
	READ	
	WRITE	
	Data Retention Mode	
	Table 2. Operating Modes	
	Figure 7. Memory READ Cycle	
	Figure 8. Memory WRITE Cycle, WRITE Enable Controlled	
	Figure 9. Memory WRITE Cycle, Chip Enable Controlled	
	Table 3. AC Electrical Characteristics	11
РΗ	ANTOM CLOCK OPERATION	12
	Figure 10.Comparison Register Definition	13
	Clock Register Information	
	AM-PM/12/24 Mode	14
	Oscillator Bit	14
	Zero Bits	14
	Table 4. RTC Register Map	14
	Figure 11.Phantom Clock READ Cycle	15
	Figure 12.Phantom Clock WRITE Cycle	15
	Battery Low	16
MA	AXIMUM RATING	
	Table 5. Absolute Maximum Ratings	17
DC	S AND AC PARAMETERS	18
	Table 6. DC and AC Measurement Conditions	
	Figure 13.AC Testing Load Circuit	
	Table 7. Capacitance	
	Table 8. DC Characteristics	
	Figure 14.Power Down/Up Mode AC Waveforms	20
	Table 5. Fowel DOWN/OD THE FULLS DO CHAIACTERSTOS	/\

M48T254V

PACKAGE MECHANICAL INFORMATION	. 21
Figure 15.PBGA-ZA – 168-ball Plastic Ball Grid Array Package Outline	. 22 . 23
PART NUMBERING	. 24
Table 12. Ordering Information Scheme	. 24
Table 13. SNAPHAT Battery Table	. 24
REVISION HISTORY	. 25
Table 14. Document Revision History	. 25

SUMMARY DESCRIPTION

The M48T254V TIMEKEEPER RAM is a 2Mbit x 8 non-volatile static RAM and real time clock organized as 2,097,152 words by 8 bits. The special BGA package provides a fully integrated battery back-up memory and real time clock solution. In the event of power instability or absence, a self-contained battery maintains the timekeeping operation and provides power for a CMOS static RAM. Control circuitry monitors V_{CC} and invokes write protection to prevent data corruption in the memory and RTC.

The clock keeps track of tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The last day of the month is automatically adjusted for months with less than 31 days, including leap year correction.

The clock operates in one of two formats:

- a 12-hour mode with an AM/PM indicator; or
- a 24-hour mode

The M48T254V is a 168-ball PBGA module that integrates the RTC, the battery, and SRAM in one package.

Figure 3. Logic Diagram





Table 1. Signal Names


A0 - A20	Address Inputs
DQ0 - DQ7	Data Input/Output
CE	Chip Enable
WE	WRITE Enable Inputs
ŌĒ	Output Enable
BL	Battery Low Output (Open Drain)
NC	No Connect
V _{CC}	Supply Voltage
V _{SS}	Ground

Figure 4. PBGA Connections (Top View)




Note: This diagram is TOP VIEW perspective (view through package).

Figure 5. Hardware Hookup



47/ 6/26





AI04214b

OPERATION MODES

READ

A READ cycle executes whenever WRITE Enable (\overline{WE}) is high and Chip Enable (\overline{CE}) is low (see Figure 7., page 9). The distinct address defined by the 21 address inputs (A0-A20) specifies which of the 2M bytes of data is to be accessed. Valid data will be accessed by the eight data output drivers within the specified Access Time (t_{ACC}) after the last address input signal is stable, the \overline{CE} and \overline{OE} access times, and their respective parameters are satisfied. When \overline{CE} t_{ACC} and \overline{OE} t_{ACC} are not satisfied, then data access times must be measured from the more recent \overline{CE} and \overline{OE} signals, with the limiting parameter being t_{CO} (for \overline{CE}) or t_{OE} (for \overline{OE}) instead of address access.

WRITE

WRITE Mode occurs whenever $\overline{\text{CE}}$ and $\overline{\text{WE}}$ signals are low (after address inputs are stable, see Figure 8., page 9 and Figure 9., page 10). The most recent falling edge of $\overline{\text{CE}}$ and $\overline{\text{WE}}$ will determine when the WRITE cycle begins (the earlier, rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ determines cycle termination). All address inputs must be kept stable throughout the WRITE cycle. $\overline{\text{WE}}$ must be high (inactive) for a minimum recovery time (two) before a subsequent cycle is initiated. The $\overline{\text{OE}}$ control signal should be kept high (inactive) during the WRITE cycles to avoid bus contention. If $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low (active), $\overline{\text{WE}}$ will disable the outputs for Output Data WRITE Time (tody) from its falling edge.

Data Retention Mode

Data can be read or written only when V_{CC} is greater than V_{PFD} . When V_{CC} is below V_{PFD} (the point at which write protection occurs), the clock registers and the SRAM are blocked from any access. When V_{CC} falls below the Battery Switch Over threshold (V_{SO}), the device is switched from V_{CC} to battery backup (V_{BAT}). RTC operation and SRAM data are maintained via battery backup until power is stable. All control, data, and address signals must be powered down when V_{CC} is powered down.

The lithium power source is designed to provide power for RTC activity as well as RTC and RAM data retention when V_{CC} is absent or unstable. The capability of this source is sufficient to power the device continuously for the life of the equipment into which it has been installed. For specification purposes, life expectancy is ten (10) years at 25°C with the internal oscillator running without V_{CC} . The actual life expectancy will be much longer if no battery energy is used (e.g., when V_{CC} is present).


Table 2. Operating Modes

Mode	Vcc	CE	ŌĒ	WE	DQ7-DQ0	Power
Deselect		V _{IH}	Х	Х	High-Z	Standby
WRITE	3.0V to 3.6V	V _{IL}	Х	V _{IL}	D _{IN}	Active
READ	3.00 to 3.60	V _{IL}	VIL	V _{IH}	D _{OUT}	Active
READ		V _{IL}	V _{IH}	V_{IH}	High-Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	Х	Х	Х	High-Z	CMOS Standby
Deselect	≤ V _{SO} ⁽¹⁾	Х	Х	Х	High-Z	Battery Back-Up

Note: $X = V_{IH}$ or V_{IL} ; $V_{SO} = Battery Back-up Switchover Voltage$


1. See Table 9., page 20 for details.

Figure 7. Memory READ Cycle



Note: WE is high for a READ cycle.

Figure 8. Memory WRITE Cycle, WRITE Enable Controlled



Note: 1. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during a WRITE cycle, the output buffers remain in a high impedance state.

2. If the \overline{CE} low transition occurs simultaneously with or later than the \overline{WE} low transition in \overline{WE} Controlled WRITE, the output buffers remain in a high impedance state during this period.

3. If the \overline{CE} high transition occurs simultaneously with the \overline{WE} high transition, the output buffers remain in a high impedance state

during this period.




Figure 9. Memory WRITE Cycle, Chip Enable Controlled

Note: 1. \(\overline{OE} = V_{IH}\) or \(V_{IL}\). If \(\overline{OE} = V_{IH}\) during a WRITE cycle, the output buffers remain in a high impedance state.
 2. If \(\overline{WE}\) is low or the \(\overline{WE}\) low transition occurs prior to or simultaneously with the \(\overline{CE}\) low transition, the output buffers remain in a high impedance state during this period.

Table 3. AC Electrical Characteristics

Syr	nbol	Parameter ⁽¹⁾	Min	Max	Unit
t _{AVAV}	t _{RC}	READ Cycle Time	100		ns
t _{AVQV}	tACC	Access Time		100	ns
t _{ELQV}	t _{CO}	Chip Enable Low to Output Valid		100	ns
tGLQV	toE	Output Enable Low to Output Valid		55	ns
t _{ELQX}	t _{COE} ⁽²⁾	Chip Enable or Output Enable Low to Output Transition	5		ns
t _{AXQX}	toH	Output Hold from Address Change	5		ns
t _{EHQZ}	t _{OD} ⁽²⁾	Chip Enable High to Output Hi-Z		35	ns
t _{GHQZ}	t _{ODO} ⁽²⁾	Output Enable High to Output Hi-Z		35	ns
t _{WLQZ}	t _{ODW} ⁽²⁾	Output Hi-Z from WE		35	ns
t _{AVAV}	twc	WRITE Cycle Time	100		ns
t _{WLWH}	t _{WP} ⁽³⁾	WE, CE Pulse Width	70		ns
t _{AVEL}	t _{AW}	Address Setup Time	0		ns
t _{WHAX}	t _{AH1}	Address Hold Time from WE	5		ns
t _{EHAX}	t _{AH2}	Address Hold Time from CE	25		ns
twHQX	t _{OEW} (2)	Output Active from WE	5		ns
t _{DVEH} t _{DVWH}	t _{DS}	Data Setup Time	40		ns
t_{WHDX}	t _{DH1}	Data Hold Time from WE	0		ns
t _{EHDX}	t _{DH2}	Data Hold Time from CE	20		ns
	t _{RR}	READ Recovery (Clock Access Only)	20		ns
	t _{WR} ⁽⁴⁾	WRITE Recovery (Clock Access Only)	20		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 3.0 to 3.6V (except where noted).

2. These parameters are sampled with a 5 pF load are not 100% tested.

3. t_{WP} is specified as the logical AND of CE and WE. t_{WP} is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

4. t_{WR} is a function of the latter occurring edge of WE or CE.

PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition of a serial bit-stream of 64 bits which must be matched by executing 64 consecutive WRITE cycles containing the proper data on DQ0.

All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 READ or WRITE cycles either extract or update data in the clock while disabling the memory.

Data transfer to and from the timekeeping function is accomplished with a serial bit-stream under control of Chip Enable (\overline{CE}), Output Enable (\overline{OE}), and WRITE Enable (\overline{WE}). Initially, a READ cycle using the \overline{CE} and \overline{OE} control of the clock starts the pattern recognition sequence by moving the pointer to the first bit of the 64-bit comparison register (see Figure 10., page 13).


Next, 64 consecutive WRITE cycles are executed using the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ control of the device. These 64 WRITE cycles are used only to gain access to the clock. Therefore, any address to the memory is acceptable. However, the WRITE cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set

aside just one address location in RAM as a Phantom Clock scratch pad.

When the first WRITE cycle is executed, it is compared to Bit 1 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next WRITE cycle.

If a match is not found, the pointer does not advance and all subsequent WRITE cycles are ignored. If a READ cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 WRITE cycles as described above until all of the bits in the comparison register have been matched. With a correct match for 64-bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of the OE pin or the WE pin. Cycles to other locations outside the memory block can be interleaved with \overline{CE} cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.

Figure 10. Comparison Register Definition



Note: The odds of this pattern being accidentally duplicated and sending aberrant entries to the RTC is less than 1 in 10¹⁹. This pattern is sent to the clock LSB to MSB.

Clock Register Information

Clock information is contained in eight registers of 8 bits, each of which is sequentially accessed one (1) bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the clock registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These READ/WRITE registers are defined in the clock register map (see Table 4.).

Data contained in the clock registers is in Binary Coded Decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all eight registers, starting with Bit 0 of Register 0 and ending with Bit 7 of Register 7.

AM-PM/12/24 Mode

Bit 7 of the hours register is defined as the 12-hour or 24-hour mode select bit. When it is high, the 12-hour mode is selected. In the 12-hour mode, Bit 5 is the AM/PM bit with the logic high being "PM." In the 24-hour mode, Bit 5 is the second 10-hour bit (20-23 hours).

Oscillator Bit

Bit 5 controls the oscillator. When set to logic '0,' the oscillator turns on and the RTC/calendar begins to increment.

Zero Bits

Registers 1, 2, 3, 4, 5, and 6 contain one (1) or more bits that will always read logic '0.' When writing to these locations, either a logic '1' or '0' is acceptable.

Table 4. RTC Register Map

									Function		
Register	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format		
0	0 0.1 S			0.1 Seconds			econds		Seconds	00-99	
1	0	,	10 Second	s		Sec	onds		Seconds	00-59	
2	0		10 Minutes	5		Min	utes		Minutes	00-59	
3	12/24	0	10/ A/P	Hrs	н	Hours (24 Hour Format)			Hours	01-12/ 00-23	
4	0	0	OSC	1	0	Da	y of the We	eek	Day	01-7	
5	0	0	10 (date	Date: Day of the Month			Date	01-31		
6	0	0	0	10M	Month			Month	01-12		
7		10 Y	⁄ears			Ye	ear		Year	00-99	

Keys:

A/P = AM/PM Bit

12/24 = 12 or 24-hour mode Bit

 $\overline{\mathsf{OSC}} = \mathsf{Oscillator} \; \mathsf{Bit}$

RST = Reset Bit

0 = Must be set to '0'

1 = Must be set to '1'

Figure 11. Phantom Clock READ Cycle





Figure 12. Phantom Clock WRITE Cycle



Battery Low

The M48T254V automatically performs battery voltage monitoring upon power-up, and at factory-programmed time intervals of at least 24 hours. The Battery Low (BL) signal will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL signal will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that one of the batteries is below 2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect, and verified as correct. All three SNAPHAT® tops should be replaced.

If a battery low indication is generated during the 24-hour interval check, this indicates that one of the batteries is near end of life. However, data is not compromised due to the fact that a nominal V_{CC} is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the batteries should be replaced. The SNAPHAT top should be replaced with valid V_{CC} applied to the device.

The M48T254V only monitors the batteries when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique. The \overline{BL} signal is an open drain output and an appropriate pull-up resistor should be chosen to control the rise time.

Note: The \overline{BL} signal is available only for the external SRAM, not for the Real-Time Clock.

MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} , Oscillator Off)	-40 to 85	°C
T _{SLD}	Lead Solder Temperature for 10 seconds	260	°C
V _{CC}	Supply Voltage (on any pin relative to Ground)	-0.3 to +4.6	V
V _{IO}	Input or Output Voltages	-0.3 to $V_{CC} + 0.3$	V
Io	Output Current	20	mA
P _D	Power Dissipation	1	W

CAUTION! Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up Mode.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. DC and AC Measurement Conditions

Parameter	M41T254V
V _{CC} Supply Voltage	3.0 to 3.6V
Ambient Operating Temperature	0 to 70°C
Load Capacitance (C _L)	50pF
Input Rise and Fall Times	≤5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 13. AC Testing Load Circuit




Table 7. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance (A0-A18, OE, WE, CE)		40	pF
OIN	Input Capacitance (A19-A20)		10	pF
C _{OUT}	Output Capacitance (BL)		20	pF
C _{IO} (3)	Input / Output Capacitance		40	pF

Note: 1. Effective capacitance measured with power supply at 3V. Sampled only; not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs were deselected.

Table 8. DC Characteristics

Sum	Parameter	T1 0111 (1)		1	Unit	
Sym	Farameter	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±4	μA
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$			±4	μA
I _{CC1}	Supply Current				50	mA
I _{CC2}	Supply Current (TTL Standby)	CE = V _{IH}		5	7	mA
I _{CC3}	V _{CC} Power Supply Current	$\overline{\text{CE}} = V_{\text{CCI}} - 0.2$		2	3	mA
V _{IL} ⁽²⁾	Input Low Voltage		-0.3		0.6	V
V _{IH} ⁽²⁾	Input High Voltage		2.2		V _{CC} + 0.3	V
V _{OL} ⁽³⁾	Output Low Voltage (Open Drain)	I _{OL} = 10mA			0.4	V
VOL	Output Low Voltage	I _{OL} = 2.0mA			0.4	V
VoH	Output High Voltage	I _{OH} = -1.0mA	2.4			V
V _{PFD} ⁽²⁾	Power Fail Deselect		2.80		2.97	V
V _{SO} ⁽²⁾	Battery Back-up Switchover			2.5		V

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 3.0 to 3.6V (except where noted).

2. All voltages are referenced to Ground.

3. For BL pin (Open Drain).




Figure 14. Power Down/Up Mode AC Waveforms

Table 9. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
t _{rec}	V _{PFD} (max) to $\overline{\text{CE}}$ low	40	120	ms
tF	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μS
t _{FB}	V _{PFD} (min) to V _{SO} V _{CC} Fall Time	10		μS
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	0		μS
t _{PD}	CE High to Power-Fail	0		μS
t _{DR} ⁽²⁾	Expected Data Retention Time	10		Years


Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 3.0 to 3.6V (except where noted).

2. At 25°C, V_{CC} = 0V; the expected t_{DR} is defined as cumulative time in the absence of V_{CC} with the clock oscillator running.

3. (Requires use of three M4T32-BR12SH SNAPHAT[®] tops.)

PACKAGE MECHANICAL INFORMATION

Figure 15. PBGA-ZA – 168-ball Plastic Ball Grid Array Package Outline



Note: Drawing is not to scale.

Table 10. PBGA-ZA – 168-ball Plastic Ball Grid Array Package Mechanical Data

Symb		mm			inches			
	Тур	Min	Max	Тур	Min	Max		
А	2.94	2.74	3.14	0.116	0.108	0.124		
A1	0.89	0.69	1.09	0.035	0.027	0.043		
A2	11.53	11.18	11.88	0.454	0.440	0.468		
А3		7.24	8.00		0.285	0.315		
В	38.54	38.34	38.74	1.517	1.509	1.525		
B1		21.21	21.84		0.835	0.860		
b	0.76	0.71	0.81	0.030	0.028	0.032		
D	42.50	42.30	42.70	1.673	1.665	1.681		
D1	27.94			1.100				
E	42.50	42.30	42.70	1.673	1.665	1.681		
E1	22.86			0.900				
е	1.27			0.050				
FD	7.28	7.18	7.38	0.287	0.283	0.291		
FE	9.82	9.72	9.92	0.387	0.383	0.391		
GD	1.75	1.55	1.95	0.069	0.061	0.077		
GE	1.50	1.30	1.70	0.059	0.051	0.067		
HD	1.98	1.78	2.18	0.078	0.070	0.086		
HE	0.51	0.31	0.71	0.020	0.012	0.028		
JE	1.50	1.30	1.70	0.059	0.051	0.067		
n		168		168				
		Tolerance			Tolerance			
ddd	0.15			0.006				
eee		0.30			0.012			
fff		0.15			0.006			




Figure 16. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline


Note: Drawing is not to scale.

Table 11. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mech. Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

PART NUMBERING

Table 12. Ordering Information Scheme



1 = 0 to 70°C

Note: 1. The SOIC packages (SO28/SO44) require the battery/crystal package (SNAPHAT) which is ordered separately under the part number "M4T32-BR12SH" in plastic tube or "M4T32-BR12SHTR" in Tape and Reel form.

2. Where "Z" is the symbol for BGA packages and "A" denotes 1.27mm ball pitch

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 13. SNAPHAT Battery Table

Part Number	Description	Package
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH

REVISION HISTORY

Table 14. Document Revision History

Date	Rev. #	Revision Details	
September 2002	1.0	First Issue	
31-Mar-03	1.1	Updated test condition (Table 9)	
19-May-03	2.0	v2.2 template update; modify package dimensions (Table 10)	
24-Nov-04	3.0	Product promoted to Maturation code 50 (Not for New Design - NND)	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

 $\ensuremath{\texttt{©}}$ 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com